Gateable Delay Gate Generator

نویسندگان

چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Constraint-Driven Gate-Level Test Generator

In current paper, a constraint-driven gate-level test generator which operates as a low-level part of a hierarchical datapath test generation system is presented. The low-level test generator generates tests for gate-level structural faults taking into account the functional constraints, which have been previously extracted during high-level path activation. Both, the high-level and the low-lev...

متن کامل

Delay-insensitive gate-level pipelining

Delay-Insensitive Gate-Level Pipelining S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson

متن کامل

Compact floating-gate true random number generator

Introduction: Random number generation is indispensable in cryptography, scientific computing and stochastic computing. In cryptography, the quality of randomness of the generator is critical for security [1]. The pseudo-RNG generates sequences using a deterministic algorithm, so the sequence inevitably repeats and becomes predictable. A true RNG is nondeterministic and unpredictable, often rel...

متن کامل

Statistical Gate-delay Modeling with Intra-gate Variability

This paper proposes a model to calculate statistical gate-delay variation caused by intra-chip and inter-chip variabilities. The variation of each gate delay directly influences the circuitdelay variation, so it is important to characterize each gate-delay variation accurately. Every transistor in a gate affects transient characteristics of the gate, so it is indispensable to consider an intrag...

متن کامل

Gate Load Delay Computation Using Analytical Models

With submicron technologies, gate delays are dominated by gate load delays rather than intrinsic gate delays. While the common approach for computing gate load delay (or total gate delay) is through delay tables (or k-factor equations), there are important methodology problems associated with the delay table approach. In this paper, we propose a gate driver model with a Thevenin equivalent circ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Review of Scientific Instruments

سال: 1972

ISSN: 0034-6748,1089-7623

DOI: 10.1063/1.1685809